Abstract: This paper reviews recent progress in integrated multiport optical switch, fabricated on silicon-on-insulator wafers. Typical topologies of multiport switch and the element switches are first described. Then, we review pioneering studies of the integrated multiport switches. We also describe feasible improvements, some of which will better fit the switch to a real use in telecommunication and some to enlarge the port count.
Introduction
Video contents on the internet are a driving force to increase the network traffic, and they will dominate the network traffic in a decade. The network should accommodate the growing traffic, and at the same time, suppress energy consumption at electronic routers. A promising solution for this is to load traffic off to optical path networks in a lower layer. An optical cross-connect (OXC) is a key system that reconfigures the optical path networks, whose core part is a spacedivision switch. For enhancing its reconfigurability, the port count needs to be as large as several hundreds. Switches employing mechanical beam-steering are commercially available and they fulfill the port count requirement. Another approach is a planar lightwave circuit (PLC) based on optical waveguides. A great advantage of the PLC is long term stability due to absence of the mechanical components. With silica PLCs, multiport switches up to 32 Â 32 [1] have been reported, whose die size was as large as a 4-inch wafer. Silicon-based waveguides have strong optical confinement due to its large index contrast with the silica cladding, leading to more compact switch devices. In addition, the CMOS-compatible fabrication process will lead to a prospect of volume production, which would never be feasible with the beam steering switches.
A main stream of the silicon photonics research is its application to high speed transceivers. On the other hand, for circuit switch applications, switching speed is not a matter of high priority, and a simple thermooptic phase shifter is a good option. A special requirement on a multiport switch is excellent performance in crosstalk, which depends on the switch topology, and extinction ratio of the element switches and waveguide intersections.
In this paper, holding a particular interest in crosstalk, we review switch topologies, switch elements, and some early works for the integrated multiport switches in what follows. We also clarify remaining challenges and address prospective approaches to them.
Switch topologies and elements
This section describes several types of strictly-non-blocking multiport switch topologies and their element devices. A word of strictly-non-blocking means that any input ports can connect to any output ports without interfering to already connected ports, which is the characteristic required for the OXC system. In the following part, typical multiport switch topologies are first introduced. Then, the element switches and the intersections for the multiport switches are presented. Finally, switch configurations for polarization insensitive operation are discussed. Fig. 1 shows typical three types of topology for the strictly-non-blocking optical switch with a switch scale of four-input and four-output (4 Â 4). Table I compares the three topologies in the N Â N switch scale. Fig. 1(a) illustrates "cross point" topology [2] , which consists of an array of 2 Â 2 crossbar switches. Because the cross point topology does not use any intersections, the total switching performance only relies on the 2 Â 2 element switch performance. The number of the element switches on a path depends on the path setting, and varies from 1 to 2 Â N À 1. This means that the insertion losses of each path are different, and a loss equalization may be necessary. Every element switch is set to a cross or a bar state by changing applied electric power. In general, the element switch is designed to be the cross state without the applied electric power (the switch is in the OFF state). Therefore, the number of the bar state switches (the switch is in the ON state) determines the total power consumption. In the cross point topology, the number of the ON state element switches is N. Fig. 1(b) depicts the "path independent insertion loss (PILOSS)" topology [3] , which consists of an array of the 2 Â 2 element switches and the intersections. Therefore, the design optimizations of not only the element switches but also the intersections are necessary. Each path has equally N element switches and N À 1 intersections, and thus ideally an equal insertion loss. The number of the ON state element switches is N.
Switch topology
Topology shown in Fig. 1(c) is called the "switch-and-select" topology [4] , which consists of 1 Â N switch units and the intersections. The 1 Â N switch unit is a tree of 1 Â 2 element switches. This unit can also be composed of phased arrays [5] . The number of element switches in a path is 2 log 2 N. The input 1 Â N switch units are complementary to the output ones, so that the double-gate configuration is possible which improves the crosstalk. The number of the intersections depends on the path, and ranges from 0 to ðN À 1Þ 2 . The number of the ON state element switches also depends on the path setting, and its average is ðlog 2 NÞ Â N, which is higher than those of the cross point topology and the PILOSS topology.
The most important characteristics of multiport switch is the crosstalk. From this point of view, the switch-and-select topology has advantage over other top- ologies owing to the double-gate configuration, as long as the crosstalk at the intersections is sufficiently small. However, total power consumption is log 2 N times higher than those of the other topologies, and insertion loss variation among the paths is larger due to the different number of the intersections. For example, in the case of N ¼ 32, the number of the intersections ranges from 0 to ð32 À 1Þ 2 ¼ 961.
Element switches
Most of the integrated multiport optical switches use element switches based on the Mach-Zehnder (MZ) interferometer shown in Fig. 2(a) . In the MZ switch, low crosstalk in the bar state is easily achieved because the leakage in the cross port is extinct as long as the splitting-ratios of the two 3-dB couplers are identical. On the other hand, low crosstalk in the cross state is difficult to achieve since the splitting ratios of the two 3-dB couplers should be exactly 50:50, or complementary. Therefore, low crosstalk in the cross state is important for the multiport switch because the path crossings at the cross state element switch are generally responsible for the total crosstalk. Several useful designs were implemented in the MZ switch to improve crosstalk. A simple configuration is to exchange the output ports in Fig. 2(a) using an intersection and a half-wavelength phase offset on one arm [6] , in which however the improvement is limited. Fig. 2(b) shows a double MZ switch configuration [7] that consists of two MZ switches and an intersection. In the bar state, the two MZ switches are simultaneously in the bar state, and each signal from the input port 1 and 2 goes to the output port 1 and 2, respectively. In the cross state, the two MZ switches are simultaneously in the cross state, and the signal from the input port 1 goes to the output port 2. The signal from the input port 2 is not transmitted to the output port 1 but an idler port which is not necessary for a special topology of multiport switch [2] . The second MZ switch blocks leakage in the bar state, and improves the crosstalk. The matrix switch with this double MZ element switches achieved approximately −70 dB crosstalk in the silica-PLC platform. However, it is difficult to obtain a negligibly-low crosstalk intersection in the silicon-on-insulator (SOI) platform. Fig. 2 (c) shows a MZ switch with a variable splitter [8] . The front 3-dB coupler of the conventional MZ switch is replaced with another MZ interferometer which is employed as a variable splitter. The splitting-ratio of the variable splitter is adjusted to the same splitting-ratio as that of the rear 3-dB coupler in the bar state, and the complementary splitting-ratio of the rear 3-dB coupler in the cross state. −50 dB crosstalk was achieved in the silicon photonics platform. Phase shifters of the typical MZ switches on the silicon photonics platform are based on the thermooptic (TO) or plasma dispersion effect, and the comparison between the two effects are summarized in Table II . TO phase shifters utilize a heater beside the Si waveguides, and exhibit micro-seconds order response which is fast enough for a circuit switch application. The heater requires 10-mA order electric current, which is too large for the advanced CMOS electric circuit to control. The optical loss is negligibly small if the heater is placed apart enough from the Si waveguides. On the other hand, the plasma dispersion phase shifter uses a p-i-n diode fabricated in the Si waveguides, whose response time is nano-seconds order. The required current for the operation is 1 mA or less, controllable with the latest CMOS electric circuits. However, since the electric carriers exist in the Si waveguides, a certain amount of optical absorption accompanies.
Intersections
Intersections are one of the most important components in the multiport optical switch, and they have a significant influence on the crosstalk of whole switch fabric. Table III summarizes recent works on the waveguide intersections on SOI. Because the light is confined in the small area of the Si waveguides, a simple intersection would cause strong diffraction of propagating light. To reduce the diffraction, one typical approach is mode expansion by tapering the waveguide. As the tapering structure, an ellipsoid taper [10, 11] , a parabola with a rib [12, 13, 14] , and a genetic algorithm optimized structure [15] have been reported. Another approach to expand the propagating mode is a 1 Â 1 multimode interference (MMI) structure. A standard MMI [16] , a particle swarm optimized MMI [17] , and a tilted MMI [18] have been reported. In both the approaches, −40 dB crosstalk and 0.2 dB insertion loss can be achieved. As an approach without the mode expansion, a tilted waveguide crossing [19] , a subwavelength structure [20] , and a directional coupler [21, 22] have been proposed. For the large port count switch, crosstalk and insertion loss are desired to be as low as possible because the switch consists of a cascade of a large number of intersections. For example, a 32 Â 32 PILOSS switch has 31 intersections in a path. The worst crosstalk from these intersections is À40 þ 10 Â logð31Þ $ À25 dB, and the insertion loss of the intersections is 0:2 Â 31 ¼ 6:2 dB, if the crosstalk and the insertion loss at a single intersection is −40 dB and 0.2 dB, respectively. The realization of a much smaller crosstalk and insertion loss is a remaining challenge. 
Polarization dependency
Polarization independence is vital for the network applications because the fiberoptic devices and subsystems comprising the transmission systems are all polarization independent. However, the Si waveguides have large polarization dependency due to the modal field difference between the TE-like mode and the TM-like mode. The difference arises from the large index contrast between the waveguide core and the cladding. One approach for the polarization independence is to make the mode confinement weaker using a rib waveguides. By using this approach, an 8 Â 8 PILOSS switch was fabricated on a 1.5-µm-thick SOI wafer [23] . Another approach is a diversity circuit, where the two orthogonal polarization modes are separated through a polarization beam splitter (PBS), switched separately in each optical circuit, and finally combined by another PBS. A 2 Â 2 polarization diversity switch shown in Fig. 3 [24] and an intersection for this scheme [18] have been reported.
Pioneering works
There have been several notable works pioneering the field of the integrated multiport optical switch on silicon photonics platform. Nakamura et al. reported on a non-blocking 8 Â 8 PILOSS switch integrated with an arrayed waveguide grating for wavelength-selective switching around a wavelength of 1.6 µm [23] . This is the only multiport switch with polarization independence reported to date. The switch chip with dimensions of 12 Â 3 mm 2 was fabricated using 8-inch SOI wafer process with 248-nm lithography. The 64 switch elements on the switch were based on a 2 Â 2 MZ switch with two MMI couplers and a TO phase shifter. The key feature of the 8 Â 8 PILOSS switch is the large size of the waveguides, which contributes the polarization independence and the relaxed fabrication tolerance. In particular, their switch consists of rib waveguides on a SOI wafer with a silicon thickness of 1.5 µm, whose rib width and height were adjusted to obtain the polarization independence. The large waveguide size enabled the isotropic design in the field distribution and the effective index. With the isotropic design, polarization-independent switching with an extinction ratio of 25 dB was demonstrated per MZ switch. The relaxed fabrication tolerance is a natural result since the fabrication error becomes relatively small compared to the structure size. Owing to the relaxed fabrication tolerance, switching operation was achieved by applying heater current to only one MZ switch element while the other MZ switches were nearly at the cross-states without heater current, which is particularly important to minimize the total power consumption. The drawbacks of using the thick rib waveguides are incompatibility with electric circuits and increase in size due to the weak confinement. Our group presented [22, 25] an 8 Â 8 strictly non-blocking PILOSS matrix switch based on silicon wire waveguides with the record-small footprint of 2:4 Â 3:5 mm 2 , which is 1/4 compared with the above mentioned switch with the thick rib waveguides. The silicon wire waveguide is 430-nm wide and 220-nm high. The switch chip was fabricated by using e-beam lithography and CMOScompatible process. Fig. 4(a) is a microscope image of the fabricated matrix switch integrating 64 TO MZ switches and 49 intersections. The 3-dB coupler/splitter of the MZ switch is a directional coupler, which is designed for the TM-like mode due to a larger fabrication tolerance. The switch chip was die-bonded on a ceramic interposer as shown in Fig. 4(b) , then electrode pads on the chip were wire-bonded to a fan-out electric circuit. The on-chip loss was measured to be 6:5 AE 1:0 dB, from which the losses of each MZ switch and intersection are estimated as 0.5 dB and 0.1 dB, respectively. The crosstalk was estimated to be −23.1 dB. Switching of 43-Gbps digital-coherent quadrature phase-shift keying signals was also demonstrated.
The SOI with a ∼200 nm-thick silicon layer is an important platform not only for the small footprint but also monolithic integration of electronic circuit. Lee et al. demonstrated a blocking 8 Â 8 switching system monolithically integrated on a single chip, including MOS interface logic, device drivers, and multistage switch fabrics, using IBM's 90 nm photonics-enabled CMOS platform [26] . The switch element was also the MZ switch equipped with a single forward-biased horizontaljunction p-i-n diode on one arm connected a driver, and dual TO phase tuner for trimming powered by off-chip sources. The p-i-n phase shifter enabled a switching time of 10 ns or less. The TO phase trimming mainly consumed the operating power, ∼16 mW per MZ switch. Crosstalk below −13 dB over 30 nm around 1460 nm was measured. This work represents the highest level of photonic and electronic integration achieved within an optical switching system to date. Another important work was performed by Chen et al. [14] , in which the switch-and-select topology was used to configure an 8 Â 8 switch with a footprint of 8 Â 8 mm 2 . The device was designed only for TE-like mode polarization, and fabricated by a silicon photonics foundry (the IME in Singapore), using CMOS compatible 200-mm SOI process. In the switch-and-select topology, the low-loss design of waveguide crossings is crucial since the number of crossing significantly increases as the port number increases, compared to the PILOSS. Therefore, they used a shallowly-etched, wide (6 µm) ridge waveguides for the low-loss crossings, while fully-etched narrow wire waveguides for the tight bends. The different waveguides were connected by an exponential taper. The large horizontal mode size and shallow etch depth reduce the mode diffraction and scattering, and resulted in a calculated crossing loss of ∼0.015 dB and an estimated crosstalk of less than −40 dB. In this device, several useful designs were also implemented to improve the performances. In the MZ switches, two adiabatic 3-dB splitters/couplers were used. Such adiabatic splitters have a much broader bandwidth than conventional directional couplers and also a lower insertion loss than MMI splitters. In addition, around the TO phase shifters, trenches were formed to cut down thermal leakage and to reduce switching power, which instead make the switching speed slower. The measurement showed that the insertion loss uniformity among the switch states with waveguide crossings of 0 to 49 was ∼0.8 dB over a spectral region from 1515 nm to 1580 nm, which is consistent with the calculated crossing loss. The crosstalk for a path with no crossing was measured to be less than −30 dB using the double-gate configuration where the final stage of the 1 Â 8 selector is set so as to block the leaked power from other paths.
Feasible improvements
As presented in the previous section, silicon photonics switches up to 8 Â 8 port count have been solidly tried, which clarified challenges to be overcome such as insertion loss, crosstalk, power consumption, operation bandwidth, polarization dependence, and driver electronics. Overcoming such challenges is essential for real application of the switches as well as for extending it to much larger port count. The insertion loss is broken down into the fiber-to-chip coupling loss and onchip loss from the MZ switches and crossings. For the 8 Â 8 PILOSS with Si-wire waveguides [22, 25] , a total insertion loss of 13.7 dB were broken down into a fiber-to-chip coupling loss of 7.2 dB, and an on-chip loss of 6.5 dB including an access waveguide's loss of 1.8 dB. The fiber-to-chip coupling loss will be significantly reduced by using a sophisticated design for the spot size converters [27] . The on-chip loss consists of those of eight MZ switches and seven crossings, each of which is 0.5 dB and 0.1 dB, respectively. The MZ switch having two directional couplers and two metallic heaters could be further optimized in terms of loss, e.g. distance to heaters, bending loss etc.
The crosstalk in the 8 Â 8 PILOSS originates from the leakage in eight MZ switches and seven crossings on a specific pass, which was estimated to be about −23 dB [22, 25] . Each MZ switch and crossing showed an extinction ratio of 45 dB and 38 dB at 1.55 µm, respectively. Improvement of each extinction ratio and the uniformity of the operating wavelength will further reduce the crosstalk, which is mainly a matter of fabrication process. Thus, an advanced lithography process should improve the crosstalk.
The power consumption in the PILOSS topology can be significantly reduced if all the MZ switches are exactly at the cross state without heater current. Therefore, accurate and uniform fabrication is again important to have a very small phase error in the MZ switches [23] as discussed in the first paragraph of the previous section.
The switch-and-select topology did not much improve the situation for insertion loss [14] , although the number of MZ switches in a path is smaller than in the PILOSS. For a much larger port number, the switch-and-select topology potentially has a smaller insertion loss, as long as the crossing loss is negligibly small. Note that the maximum number of crossings for port numbers of 8, 16, and 32 scales 49, 225, and 961. For crosstalk, the switch-and-select topology has an advantage because of the double-gate operation [14] . Since the PILOSS has a smaller number of on-state switches, the power consumption for the PILOSS will be smaller than the switch-and-select topology. As mentioned above, at the port scale of 8 Â 8, these topologies have pros and cons and it is still not clear which topology is attractive for a larger scale switch. Attempts to realize larger scale switches will be necessary.
For operation bandwidth [14] , polarization dependence [23] , and driver electronics [26] , attempts to integrate with multiport number switches have been already reported as presented in the previous section. Another comment for operation bandwidth is that the MMIs in [23] have a broader operation bandwidth than the directional couplers while the loss of the MMIs is generally larger than that of the directional couplers. Also, another wavelength-independent coupler design was reported [28] . For polarization dependence, the polarization diversity technique is another good option [24] as already mentioned in the section 2. For driver electronics, a large-current MOS FET integrated for TO switches was demonstrated [29] whose microscope image is shown in Fig. 5 . These high performance designs will be also demanded to be integrated with multiport-count switches, in order to demonstrate their potential and realize multiport-count switches useful for real applications. 
Conclusion
We have discussed basics and recent progress in integrated multiport optical switches on the silicon photonics platform. Three typical switch topologies and their element switches and intersections were summarized. Some pioneering works were then introduced. Finally, feasible improvements for larger port count and better performance competent for real applications were discussed. The recent demonstrations up to the port count of 8 Â 8 with different topologies and device designes have clarified pros and cons, and it is still unclear which switch topology and design is the most promising for larger port count switches. Solid trials for the larger port-count silicon photonics switch, such as 16 Â 16 and 32 Â 32, will be necessary. Shu Namiki received M. S., and Dr. Sci. in physics and applied physics from Waseda University, in 1988 and 1998, respectively. He worked for Furukawa Electric Co., Ltd. from 1988 to 2005, where he developed award-winning high-power pump laser packaging technologies and next generation devices for optical networks such as ultrashort optical pulse sources, patented multi-wavelengthpumped fiber Raman amplifiers, high performance EDFAs, and nonlinear fiberoptic devices. He also was a visiting scientist at the Massachusetts Institute of Technology, from 1994 to 1997, where he studied mode-locked fiber lasers. In 2005, he joined the National Institute of Advanced Industrial Science and Technology (AIST). He is currently the Director of Network Photonics Research Center, AIST. He has performed technical committee duties for most of the prominent international conferences, such as OFC, ECOC, OAA, CLEO, OECC, COIN, and so forth. He has also served as Associate Editor for Optics Express and Co-Editor-in-Chief for IEICE Transactions on Communications, and is currently an Advisory Editor for Optics Express. Dr. Namiki has co-authored more than 200 conference presentations, papers, book chapters, articles, and patents. He is an OSA Fellow, and member of IEICE, Japan Society of Applied Physics, and IEEE Photonics Society and Communications Society.
Hitoshi Kawashima received the Ph.D degree in chemistry in 1993 from Kyoto University, Kyoto, Japan. He was a postdoctoral fellow at MIT from 1993 to 1995, where he worked on pulse-shaping technology for femtosecond optical pulses. In 1995, he joined the Electrotechnical Laboratory. In 2001, the Electrotechnical Laboratory and other fourteen national research laboratories were reorganized as National Institute of Advanced Industrial Science and Technology (AIST). Since 2008, he has been a member of Network Photonics Research Center, where he works on silicon photonics and its applications to a circuit switch. His research interest includes integrated optics, nonlinear optics, and diagnostic techniques with ultrashort optical pulses.
